Allows input signal value to pass when gate is positive, otherwise holds last value.
The input signal.
Gate - can be any signal. The output is held fixed when this is non-positive.